search
yourdomain > Santa Barbara > computer/technical > Senior Hardware Engineer, Integrated Circuit Design, Quantum AI

Senior Hardware Engineer, Integrated Circuit Design, Quantum AI

Report Ad  Whatsapp
Posted : Saturday, March 23, 2024 04:36 PM

Minimum qualifications: Bachelor's degree in Physics, Computer Science, Electrical Engineering, a related field, or equivalent practical experience.
Experience with Python or other programming languages.
Experience with Electromagnetic simulations and Finite Element Simulation tools (e.
g.
, Sonnet, HFSS, Comsol).
Preferred qualifications: Master's degree or PhD in Physics, Computer Science, or Electrical Engineering.
Experience with programmatic CAD layout and verification tools.
Knowledge of LvL, LvS, K-Layout or equivalent CAD viewer.
Familiarity with IC fabrication techniques and processes.
Familiarity with Superconducting circuit architectures and quantum computing.
About the job Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves.
Your team designs and builds the hardware, software and networking technologies that power all of Google's services.
As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure.
You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing.
Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.
The full potential of quantum computing will be unlocked with a large-scale computer capable of complex, error-corrected computations.
Google Quantum AI's mission is to build this computer and unlock solutions to classically intractable problems.
Our roadmap is focused on advancing the capabilities of quantum computing and enabling meaningful applications.
As a Quantum Integrated Circuit Designer, you will support the physical design and simulations of quantum processors and associated analog, DC, and RF devices and help to build robust infrastructure for design production.
Our Quantum Processor designs are produced through an iterative process of working with custom programmatic CAD layout tools, graphical layout tools such as K-Layout and various Finite Element Simulation tools for physical device simulations.
You will lay out mask schematics and run finite element simulations to integrate design metadata in software tools and expand on design infrastructure and automation.
Google Research is building the next generation of intelligent systems for all Google products.
To achieve this, we’re working on projects that utilize the latest computer science techniques developed by skilled software developers and research scientists.
Google Research teams collaborate closely with other teams across Google, maintaining the flexibility and versatility required to adapt new projects and foci that meet the demands of the world's fast-paced business needs.
The US base salary range for this full-time position is $142,000-$211,000 + bonus + equity + benefits.
Our salary ranges are determined by role, level, and location.
The range displayed on each job posting reflects the minimum and maximum target for new hire salaries for the position across all US locations.
Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
Learn more about benefits at Google.
Responsibilities Support Quantum processor design projects including device layout and simulations.
Work on programmatic layout and simulation infrastructures to speed up and simplify layout workflow from initial layout to final tapeout.
Work closely with other teams to maintain and improve layout integration tools into device probing, packaging and measurement.
Work with foundries to support custom process design kits (PDKs) and design rule check.
Google is proud to be an equal opportunity workplace and is an affirmative action employer.
We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status.
We also consider qualified applicants regardless of criminal histories, consistent with legal requirements.
See also Google's EEO Policy and EEO is the Law.
If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

• Phone : NA

• Location : Goleta, CA

• Post ID: 9150733321


Related Ads (See all)


auburn.yourdomain.com is an interactive computer service that enables access by multiple users and should not be treated as the publisher or speaker of any information provided by another information content provider. © 2024 yourdomain.com